taelo_bg

lihlahisoa

LCMXO2-256HC-4TG100C Ea mantlha ebile e Ncha ka Theko ea Tlholisano ka Setokong IC Mofani

tlhaloso e khuts'oane:

The Complex Programmable Logic Device (CPLD) ke sesebelisoa se ikhethileng sa Integrated Circuit (ASIC) ho LSI (Large Scale Integrated Circuit) Integrated Circuit).E loketse ho laola moralo o matla oa sistimi ea dijithale, 'me taolo ea eona ea ho lieha e loketse.CPLD ke e 'ngoe ea lisebelisoa tse holang ka potlako lipotolohong tse kopaneng.
Likarolo tsa likarolo tsa CPLD
CPLD ke sesebelisoa se rarahaneng se hlophisehang se nang le sebopeho se seholo le se rarahaneng, seo e leng sa lipotoloho tse kholo tse kopaneng.

 


Lintlha tsa Sehlahisoa

Li-tag tsa Sehlahisoa

Litšobotsi tsa Sehlahisoa

Pbfree Code Ee
Khoutu ea Rohs Ee
Karolo ea Khoutu ea Potoloho ea Bophelo E sebetsa
Ihs Moetsi LATTICE SEMICONDUCTOR CORP
Karolo ea Khoutu ea Sephutheloana QFP
Tlhaloso ea Sephutheloana LFQFP,
Palo ea Pin 100
Finyella Khoutu ea Tumellano lumellana
Khoutu ea ECCN TSEBE99
Khoutu ea HTS 8542.39.00.01
Moetsi oa Samacsys Semiconductor ea Lattice
Karolo e Eketsehileng E boetse e sebetsa ho 3.3 V NOMINAL SUPPLY
JESD-30 Khoutu S-PQFP-G100
Khoutu ea JESD-609 e3
Bolelele 14 limilimithara
Boemo ba Boikutlo ba Mongobo 3
Palo ea Lintho tse Kenyellelitsoeng  
Palo ea Mela ea I/O  
Palo ea Lintho Tse Kenyelitsoeng 55
Palo ea Litholoana 55
Nomoro ea Litheminale 100
Mocheso oa ho sebetsa-Max 85 °C
Thempereichara ea ho sebetsa-Min  
Mokhatlo 0 TLHOKOMELO E INEHANG, 0 I/O
Mosebetsi oa Sephetho TS'OANELO
Sephutheloana Boitsebiso ba 'Mele PLASTIC/EPOXY
Khoutu ea Sephutheloana LFQFP
Pakete Equivalence Code TQFP100,.63SQ
Sebopeho sa Sephutheloana LEKAKARE
Mokhoa oa Sephutheloana FLTPACK, PALE EA BOPHELO BA HAE, MOKHOA O MOTLE
Mokhoa oa ho paka TERE
Peak Reflow Temperature (Cel) 260
Lisebelisoa tsa Matla 2.5/3.3 V
Mofuta oa logic o hlophisitsoeng LEHLANYA PLD
Ho lieha ho phatlalatsoa 7.36 ns
Boemo ba Tšoaneleho Ha A Tšoanelehe
A lutse Bophahamo-Max 1.6 limilimithara
Supply Voltage-Max 3.462 V
Supply Voltage-Min 2.375 V
Supply Voltage-Nom 2.5 V
Thaba e kaholimo EE
Mophato wa Mocheso TSE LING
Terminal Finish Matte Tin (Sn)
Foromo ea Terminal LEPHAKA LE NAKO
Terminal Pitch 0.5 limilimithara
Boemo ba Terminal QUAD
Nako@Peak Reflow Temperature-Max (s) 30
Bophara 14 limilimithara

 

 

Kenyelletso ea Sehlahisoa

The Complex Programmable Logic Device (CPLD) ke sesebelisoa se ikhethileng sa Integrated Circuit (ASIC) ho LSI (Large Scale Integrated Circuit) Integrated Circuit).E loketse ho laola moralo o matla oa sistimi ea dijithale, 'me taolo ea eona ea ho lieha e loketse.CPLD ke e 'ngoe ea lisebelisoa tse holang ka potlako lipotolohong tse kopaneng.

Likarolo tsa likarolo tsa CPLD

CPLD ke sesebelisoa se rarahaneng se hlophisitsoeng se nang le sebopeho se seholo le se rarahaneng, seo e leng sa mefuta e mengata e meholo.lipotoloho tse kopantsoeng.

CPLD e na le likarolo tse hlano tse kholo: logical array block, macro unit, nako e atolositsoeng ea sehlahisoa, marang-rang a marang-rang a hlophisitsoeng le block block ea I/O.

1. Logical Array Block (LAB)

Sebaka se hlophisitsoeng hantle se na le sehlopha sa lisele tse kholo tse 16, 'me LABS tse ngata li hokahantsoe ka "programmable array" (PIA) le bese ea lefats'e.

2. Setsi sa macro

Yuniti e kholo ea letoto la MAX7000 e na le li-blocks tse tharo tse sebetsang: lethathamo le utloahalang, matrix a khetho ea sehlahisoa, le rejisetara e ka hlophisehang.

3. Nako e atolositsoeng ea sehlahisoa

Lentsoe le le leng la sehlahisoa sa sele e 'ngoe le e 'ngoe ea macro le ka khutlisetsoa morao ho sehlopha se utloahalang.

4. PIA e hlophisitsoeng ea marang-rang

LAB e 'ngoe le e 'ngoe e ka hokeloa ho theha logic e hlokahalang ka lethathamo la li-wireless tse hlophisitsoeng.Bese ena ea lefats'e ke kanale e ka hlophisehang e ka hokelang mohloli ofe kapa ofe oa lets'oao ho sesebelisoa moo e eang teng.

5. Thibelo ea taolo ea I / O

Sebaka sa taolo sa I / O se lumella pinana e 'ngoe le e' ngoe ea I / O hore e lokisoe ka bomong bakeng sa ts'ebetso ea ho kenya / e hlahisoang le ea bobeli.

Papiso ea CPLD le FPGA

Leha ka bobeliFPGAleCPLDke lisebelisoa tsa ASIC tse hlophisehang 'me li na le litšobotsi tse ngata tse tloaelehileng, ka lebaka la phapang ea sebopeho sa CPLD le FPGA, li na le litšobotsi tsa tsona:

1.CPLD e loketse haholoanyane bakeng sa ho phethela li-algorithms tse fapaneng le logic ea combinatorial, 'me FP GA e loketse ho tlatsa logic e latellanang.Ka mantsoe a mang, FPGA e loketse haholoanyane bakeng sa sebopeho se ruileng sa flip-flop, ha CPLD e loketse haholoanyane bakeng sa sebopeho se lekanyelitsoeng sa flip-flop le sehlahisoa sa nako e telele ea sehlahisoa.

2.Sebopeho se tsoelang pele sa CPLD se etsa qeto ea hore nako ea eona ea ho lieha e tšoana le e ka tsejoang esale pele, ha sebopeho sa FPGA se arotsoe ka mokhoa o khethollang ho lieha ha eona ho sa tsejoe hantle.

3.FPGA e na le maemo a mangata ho feta CPLD lenaneong.CPLD e hlophisitsoe ka ho fetola ts'ebetso ea logic ka potoloho e tsitsitseng ea khokahanyo ea ka hare, ha FPGA e hlophisitsoeng ka ho fetola mohala oa khokahanyo ea ka hare.FP GA e ka hlophisoa tlas'a heke ea logic, ha CPLD e hlophisitsoeng tlas'a logic block.

4.Ho kopanngoa ha FPGA ho phahame ho feta CPLD, 'me e na le mohaho o rarahaneng oa lithapo le ts'ebetsong ea logic.

5.CPLD e bonolo ho e sebelisa ho feta FPGA.Lenaneo la CPLD le sebelisa theknoloji ea E2PROM kapa FASTFLASH, ha ho na chip ea ka ntle ea memori, e bonolo ho e sebelisa.Leha ho le joalo, tlhahisoleseling ea lenaneo la FPGA e hloka ho bolokoa mohopolong oa kantle, mme mokhoa oa ts'ebeliso o thata.

6. CPLDS e potlakile ho feta FPgas mme e na le ponelopele e kholo ea nako.Lebaka ke hobane FPGas ke mananeo a boemo ba liheke mme likhokahano tse ajoang li amoheloa lipakeng tsa CLBS, ha CPLDS e le mananeo a logic block-level mme likhokahano lipakeng tsa li-block block tsa bona li fokotsehile.

7.Ka mokhoa oa ho hlophisa, CPLD e ipapisitse le E2PROM kapa FLASH memori ea lenaneo, linako tsa mananeo ho fihlela makhetlo a 10,000, molemo ke hore sistimi e tima tlhahisoleseling ha e lahlehe.CPLD e ka aroloa ka mekhahlelo e 'meli: lenaneo ho moqapi le lenaneo la tsamaiso.Boholo ba FPGA bo ipapisitse le mananeo a SRAM, tlhaiso-leseling ea lenaneo e ea lahleha ha sistimi e tima, mme data ea lenaneo e hloka ho ngoloa ho SRAM ho tsoa kantle ho sesebelisoa nako le nako ha e sebelisoa.Monyetla oa eona ke hore e ka hlophisoa nako efe kapa efe, 'me e ka hlophisoa kapele mosebetsing, e le ho fihlela tlhophiso e matla maemong a boto le boemo ba sistimi.

8. Lekunutu la CPLD le lokile, lekunutu la FPGA le fosahetse.

9.Ka kakaretso, tšebeliso ea matla ea CPLD e kholo ho feta ea FPGA, 'me e phahameng ea tekanyo ea ho kopanya, e totobetse haholoanyane.


  • E fetileng:
  • E 'ngoe:

  • Ngola molaetsa wa hao mona mme o re romele wona